Commits · 488dc9fd6ce39bd50bb8053cef7baba67fddf2a7 · streichg / Finn · GitLab

Snippets Groups Projects

To receive notifications about scheduled maintenance, please subscribe to the mailing-list gitlab-operations@sympa.ethz.ch. You can subscribe to the mailing-list at https://sympa.ethz.ch

Jun 12, 2023
- remove mention of remote_exec and remote_pynq options · 488dc9fd
  Fionn O'Donohoe authored 1 year ago
  
  Signed-off-by: Fionn O'Donohoe <fionno@xilinx.com>
  488dc9fd
May 26, 2023
- Merge pull request #823 from fpjentzsch/hotfix/ipython · 51afbe1d
  auphelia authored 1 year ago
  
  Hotfix: Pin IPython version
  51afbe1d
May 25, 2023
- Fix linting · b1b0db5f
  Felix Jentzsch authored 1 year ago
  
  b1b0db5f
May 24, 2023
- Pin IPython dependency · 9f6d7b27
  Felix Jentzsch authored 1 year ago
  
  9f6d7b27
- Merge pull request #822 from Xilinx/hotfix/ctrl_iface_attr · 2cdfd615
  Thomas B. Preußer authored 1 year ago
  
  Revision of Control Interface Attributes of RTL Components
  2cdfd615
- Revised control interface attributes. · 30a0058f
  Thomas B. Preußer authored 1 year ago
  
  30a0058f
May 23, 2023
- Merge pull request #821 from Xilinx/hotfix/memstream_sim · fa182865
  Thomas B. Preußer authored 1 year ago
  
  Add Fileset Section in IP Description for Simulation
  fa182865
- Add missing simulation fileset. · e5f4a2c5
  Thomas B. Preußer authored 1 year ago
  
  e5f4a2c5
May 17, 2023
- Merge pull request #811 from Xilinx/bugfix/memstream_addr_width · 4783a00d
  auphelia authored 1 year ago
  
  Have IPI recompute AXI-lite address width according to user-defined memory layout.
  4783a00d
May 16, 2023
- Polish interface attributes. Use all-lower-case finn library name like other modules. · f15c00d8
  Thomas B. Preußer authored 1 year ago
  
  f15c00d8
- Merge pull request #820 from Xilinx/feature/ip_packaging · 964e960a
  auphelia authored 1 year ago
  
  Rework Stitched IP Packaging
  964e960a
- Linting. · 5e940096
  Thomas B. Preußer authored 1 year ago
  
  5e940096
May 15, 2023
- Revised packaging with XCI cleanup and address map generation. · d75e1fd2
  Thomas B. Preußer authored 1 year ago
  
  d75e1fd2
- Merge branch 'dev' into bugfix/memstream_addr_width · 4b5d6234
  Thomas B. Preußer authored 1 year ago
  
  4b5d6234
May 12, 2023
- Merge pull request #817 from Xilinx/update/jenkins · 8c310ede
  auphelia authored 1 year ago
  
  [Jenkins] Update tool versions for CI
  8c310ede
May 11, 2023
- [Jenkins] Update tool versions for CI · 573c1470
  auphelia authored 1 year ago
  
  573c1470
May 09, 2023
- Yet another fix of the address width expression for IP integrator. · 0bb289ca
  Thomas B. Preußer authored 1 year ago
  
  0bb289ca
May 05, 2023
- [rtllib] Linting of updated tcl script · 96277dba
  auphelia authored 1 year ago
  
  96277dba
- Have IPI recompute AXI-lite address width according to user-defined memory layout. · 06ab3ecc
  Thomas B. Preußer authored 1 year ago
  
  06ab3ecc
Apr 28, 2023
- Merge pull request #800 from Xilinx/testing/jupyter-notebook-pytest · 8c7d0dc8
  auphelia authored 1 year ago
  
  Testing/jupyter notebook pytest
  8c7d0dc8
Apr 26, 2023
- [notebooks] import os library to use os.environ[] · 876bd89c
  Fionn O'Donohoe authored 1 year ago
  
  Signed-off-by: Fionn O'Donohoe <fionno@xilinx.com>
  876bd89c
Apr 25, 2023
- Merge pull request #805 from Xilinx/feature/memstreamline · 54c4d7f1
  auphelia authored 1 year ago
  
  Update of memstream component
  54c4d7f1
Apr 24, 2023
- [CustomOp] update rst and clk signal connection for updated memstrm · 44aed57b
  auphelia authored 1 year ago
  
  44aed57b
- [rtllib] linting on tcl script · cd8c6817
  auphelia authored 1 year ago
  
  cd8c6817
- Merge pull request #804 from Xilinx/fix/rtd · cfd04c75
  auphelia authored 1 year ago
  
  Fix sphinx version for readthedocs website
  cfd04c75
- [Docs] Add sphinx and rtd theme installs to setup.cfg · f494b609
  auphelia authored 1 year ago
  
  f494b609
- [Docs] Move rtd required packages from Dockerfile to requirements.txt · 91ae41ae
  auphelia authored 1 year ago
  
  91ae41ae
Apr 21, 2023
- [CustomOp] Update custom ops to use new memstream component · a2e8e928
  auphelia authored 1 year ago
  
  a2e8e928
- [CustomOp] Delete old decoupled wrapper and linting on MVAU · 232e9147
  auphelia authored 1 year ago
  
  232e9147
- [CustomOp] Update Thresholding node to use new memstream implementation · eb31a30c
  auphelia authored 1 year ago
  
  eb31a30c
- [finn-rtllib] Re-instantiate FIFO rtl implementation · 763d876e
  auphelia authored 1 year ago
  
  763d876e
- Renaming configuration interface to s_axilite. · c179c0cd
  Thomas B. Preußer authored 1 year ago
  
  c179c0cd
- Prepare for memstream instantiation as an IP core. · 1155ac40
  Thomas B. Preußer authored 1 year ago
  
  1155ac40
Apr 19, 2023
- Merge pull request #714 from fpjentzsch/feature/swgg_parallel_v2 · d9f60b0d
  auphelia authored 1 year ago
  
  RTL ConvInpGen: Window parallelism
  d9f60b0d
- [Tests] Run linting on rtl swg test · aa1ea2e9
  auphelia authored 1 year ago
  
  aa1ea2e9
Apr 18, 2023
- Adding FINN instantiation template for revised memstream module. · 39e4c313
  Thomas B. Preußer authored 1 year ago
  
  39e4c313
- Streamlined memstream module tested with random interleaved parameter readback. · 9ee018ff
  Thomas B. Preußer authored 1 year ago
  
  9ee018ff
- [notebooks] remove notebooks from being tested during quicktest test suite · 63918e71
  Fionn O'Donohoe authored 1 year ago
  
  Signed-off-by: Fionn O'Donohoe <fionno@xilinx.com>
  63918e71
- [notebooks] reduce notebooks markers to only 1 · e9c89ffb
  Fionn O'Donohoe authored 1 year ago
  
  Signed-off-by: Fionn O'Donohoe <fionno@xilinx.com>
  e9c89ffb
- [notebooks] tidy up paths to ONNX files by reusing variables - advanced notebooks · 77dc1d48
  Fionn O'Donohoe authored 1 year ago
  
  Signed-off-by: Fionn O'Donohoe <fionno@xilinx.com>
  77dc1d48