Commits · 6abef4c102d220a944aa48600786ba2ad31400b9 · streichg / Finn · GitLab

Snippets Groups Projects

To receive notifications about scheduled maintenance, please subscribe to the mailing-list gitlab-operations@sympa.ethz.ch. You can subscribe to the mailing-list at https://sympa.ethz.ch

Feb 13, 2020
- [Test] Add execution test of ipstitched model to ipstitch test · 6abef4c1
  auphelia authored 5 years ago
  
  6abef4c1
- [StreamingMaxpool] change sim_mode->exec_mode · 1c54146e
  auphelia authored 5 years ago
  
  1c54146e
- [Test] Add create dataflow partition in single fc testcase · 6a95520e
  auphelia authored 5 years ago
  
  6a95520e
- [Test] add endian reversal testcase for packed_bytearray_to_finnpy · 471ded9c
  Yaman Umuroglu authored 5 years ago
  
  471ded9c
- [Test] fix failing test_layer_streaming_maxpool_batch · 28ff9e96
  Yaman Umuroglu authored 5 years ago
  
  28ff9e96
- [Test] improve test_fpgadataflow_ip_stitch, use InsertTLastMarker · 0b2d96fb
  Yaman Umuroglu authored 5 years ago
  
  0b2d96fb
- [PYNQ] enable Vivado IP caching for synthesis speedup · c2435a76
  Yaman Umuroglu authored 5 years ago
  
  c2435a76
- [Test] specify target PYNQ board from env.var, add part mapping · 57a67250
  Yaman Umuroglu authored 5 years ago
  
  57a67250
Feb 12, 2020
- [PYNQ] fix i/o shape extraction for project creation and driver · ddf9b50f
  Yaman Umuroglu authored 5 years ago
  
  ddf9b50f
- [Test] reflect TLastMarker changes for i/o shape fxns · 6bcf9a12
  Yaman Umuroglu authored 5 years ago
  
  6bcf9a12
- [All files] Change every occurence of sim mode to exec mode · 1bb9a45f
  auphelia authored 5 years ago
  
  1bb9a45f
- [Test] Extended ipstitch test to test functionality of deployment trafo · 17e3fba2
  auphelia authored 5 years ago
  
  17e3fba2
- [Test] Changed fpga to PYNQ-Z1 · 925e051f
  auphelia authored 5 years ago
  
  925e051f
Feb 11, 2020
- [Transform] set domain and backend correctly in InsertTLastMarker · 5e0f6667
  Yaman Umuroglu authored 5 years ago
  
  5e0f6667
- [Transform] add InsertTLastMarker and test · 2b13d42a
  Yaman Umuroglu authored 5 years ago
  
  2b13d42a
- [Test] add test data and test for CreateDataflowPartition · 8ce07ce5
  Yaman Umuroglu authored 5 years ago
  
  8ce07ce5
- [Refactor] use getCustomOp in convert_to_hls_layers · 2f4509b5
  Yaman Umuroglu authored 5 years ago
  
  2f4509b5
- [Test] move to TFC for test_convert_to_hls_layers · e436d91a
  Yaman Umuroglu authored 5 years ago
  
  e436d91a
- [Refactor] use test util function to get loaded FC net · 2db978f0
  Yaman Umuroglu authored 5 years ago
  
  2db978f0
- [Test] expand FC testing to TFC, SFC, use pytest parametrization · 5503d14b
  Yaman Umuroglu authored 5 years ago
  
  5503d14b
- [Test] move brevitas tests to own folder and rename · 20138491
  Yaman Umuroglu authored 5 years ago
  
  20138491
Feb 10, 2020
- [Test] Changed vivado library path include for npy2apintstream tests · f176ed73
  auphelia authored 5 years ago
  
  f176ed73
- [Test] Extended rtlsim2npy test to test int2, int4 and int32 arrays · ed6acb52
  auphelia authored 5 years ago
  
  ed6acb52
- [Test] add PYNQ board param to pynq_driver test · e7d584b6
  Yaman Umuroglu authored 5 years ago
  
  e7d584b6
- [Test] add negative-valued int32 testcases to packedbytearray · bb2ad497
  Yaman Umuroglu authored 5 years ago
  
  bb2ad497
Feb 07, 2020
- [Transform, Test] remove driver gen from MakePYNQProj, add own test · 7af2e0a6
  Yaman Umuroglu authored 5 years ago
  
  7af2e0a6
- [Test] make own build dir for test_ipstitch onnx outputs · 135f22a6
  Yaman Umuroglu authored 5 years ago
  
  135f22a6
- [Util] fix packed_bytearray_to_finnpy and expand its tests · 46097ad0
  Yaman Umuroglu authored 5 years ago
  
  46097ad0
- [Util] unpack_innermost_dim_from_hex_string takes ndarrays · ff6835a2
  Yaman Umuroglu authored 5 years ago
  
  ff6835a2
- [Test] separate rtlsim and npysim tests for fclayer · 5cf31c18
  Yaman Umuroglu authored 5 years ago
  
  5cf31c18
Feb 06, 2020
- [Test] start adding tests for packed bytearray <> finnpy · 2609259d
  Yaman Umuroglu authored 5 years ago
  
  2609259d
- [Refactor] rename test_npy2hls -> test_data_packing · 107ef609
  Yaman Umuroglu authored 5 years ago
  
  107ef609
- [Refactor] split data packing utils into own file, move IPGenBuild · c7ae9cb5
  Yaman Umuroglu authored 5 years ago
  
  c7ae9cb5
- [Test] fix expected attribute name in test_code_gen_trafo · 1f727ee2
  Yaman Umuroglu authored 5 years ago
  
  1f727ee2
- [Test] set npysim mode in test_convert_to_hls_layers_lfc_w1a1 · 66c886eb
  Yaman Umuroglu authored 5 years ago
  
  66c886eb
- [Refactor] move utils to own module, remove backend module · f59844d5
  Yaman Umuroglu authored 5 years ago
  
  f59844d5
Feb 05, 2020
- [Test] move to single fc layer with no activation for hw test · a73fbac0
  Yaman Umuroglu authored 5 years ago
  
  a73fbac0
- [Test] put generated models under /tmp/finn · 0b58c6c9
  Yaman Umuroglu authored 5 years ago
  
  0b58c6c9
Feb 01, 2020
- [Test] change ipstitch test names, use variables for part and board · cdc41832
  Yaman Umuroglu authored 5 years ago
  
  cdc41832
Jan 30, 2020
- [Test] better pass condition for hls_synth_res_estimation pass · e18571c0
  Yaman Umuroglu authored 5 years ago
  
  e18571c0