Commits · 40eb5c7d22189065589fb0e592c1cbee6e46f1e7 · streichg / Finn · GitLab

Snippets Groups Projects

To receive notifications about scheduled maintenance, please subscribe to the mailing-list gitlab-operations@sympa.ethz.ch. You can subscribe to the mailing-list at https://sympa.ethz.ch

Mar 14, 2023
- [SWG] Move common modules to static source file · 40eb5c7d
  Felix Jentzsch authored 2 years ago
  
  40eb5c7d
Mar 06, 2023
- [Docs] Modify docstring in set folding transform · 6f78fa76
  auphelia authored 2 years ago
  
  6f78fa76
Mar 03, 2023
- [Driver] Update loading of rt weights in driver base · 7077e40a
  auphelia authored 2 years ago
  
  7077e40a
Mar 02, 2023
- [Thres] remove workaround for vivado_hls bug for T[0][0]=0 case · 6b409baf
  Felix Jentzsch authored 2 years ago
  
  6b409baf
Feb 27, 2023
- [CustomOp] Add assertion when pe or simd setting not valid · 746d44d4
  auphelia authored 2 years ago
  
  746d44d4
Feb 22, 2023
- [Builder] Update lookup for builder steps · fd12de64
  auphelia authored 2 years ago
  
  fd12de64
- [Deps] Update to qonnx v0.2.0 · 65822357
  auphelia authored 2 years ago
  
  65822357
- pre-commit cleanup · e7490079
  auphelia authored 2 years ago
  
  e7490079
Feb 21, 2023
- Updating comment on accumulator range calculation · 7c92c0f4
  icolbert authored 2 years ago
  
  7c92c0f4
- Update minimize_accumulator_width to account for runtime-writeable weights · c553deac
  icolbert authored 2 years ago
  
  c553deac
- Remove MinimizeAccumulatorWidth from convert_to_hls layers · 49055cf2
  icolbert authored 2 years ago
  
  49055cf2
- Creating and adding build step to default finn flows · 9c74af52
  icolbert authored 2 years ago
  
  9c74af52
- Adding minimize_bit_width to the build config · 88b00a9f
  icolbert authored 2 years ago
  
  88b00a9f
- Inline lambda function for data type bound · f60e4abe
  icolbert authored 2 years ago
  
  f60e4abe
Feb 13, 2023
- [Notebooks/Tests] Fix typo in nb and fix build_dataflow test · 9847528a
  auphelia authored 2 years ago
  
  9847528a
Feb 03, 2023
- Fix top module setting in CreateStitchedIP · 8a2a9b55
  Felix Jentzsch authored 2 years ago
  
  8a2a9b55
Feb 01, 2023
- [Builder] Move extraction of rtlsim depth · 431d74c7
  auphelia authored 2 years ago
  
  431d74c7
- [DWC] always use hls mode during insertion for better compat · 423c32aa
  Yaman Umuroglu authored 2 years ago
  
  423c32aa
- [Build] calculate stable_throughput metric as part of step_measure_rtlsim_performance · d19255d8
  Yaman Umuroglu authored 2 years ago
  
  d19255d8
- [FIFO] use impl_style=hls for first&last FIFOs to avoid glitch · 38e9d5af
  Yaman Umuroglu authored 2 years ago
  
  38e9d5af
- [Stitch] add warning if first FIFO in graph has impl_style=vivado · 1c2a1c12
  Yaman Umuroglu authored 2 years ago
  
  1c2a1c12
Jan 31, 2023
- pre-commit cleanup · c13f2c19
  auphelia authored 2 years ago
  
  c13f2c19
- [qonnx]: use new utility function to create onnx model · 2c01f8e0
  mmrahorovic authored 2 years ago
  
  2c01f8e0
- [FMPadding] Cleanup code for rtl variant and enable all hls tests · 5d65dd46
  auphelia authored 2 years ago
  
  5d65dd46
- [DWC] add disable_start_propagation on recommendation from Thomas · c1768f7b
  Yaman Umuroglu authored 2 years ago
  
  c1768f7b
- [FMPadding] Increase counter bits for rtl component · c4256c3c
  auphelia authored 2 years ago
  
  c4256c3c
- [DWC] handle indivisible widths via LCM-sized intermediate stream · 7faf316b
  Yaman Umuroglu authored 2 years ago
  
  InsertDWC now uses hls mode, and vivado mode is only used for 8-bit divisible stream widths
  7faf316b
Jan 30, 2023
- [DWC] avoid running HLS for impl_style=vivado · 8652bfb2
  Yaman Umuroglu authored 2 years ago
  
  8652bfb2
Jan 29, 2023
- [SWG] Add documentation · ac1cb729
  Felix Jentzsch authored 2 years ago
  
  ac1cb729
Jan 27, 2023
- [SWG] Adjust resource estimates, set_folding · 7f4b20f6
  Felix Jentzsch authored 2 years ago
  
  7f4b20f6
- [FIFO] make FIFO insertions act more consistently · fef84fe0
  Yaman Umuroglu authored 2 years ago
  
  - do not set in/outFIFODepths attrs to 0 after setting - do not set in/outFIFODepths attrs to max() in InsertFIFO - special handling of first/last FIFO depths for characterization
  fef84fe0
- [FIFO] set in/outFIFODepths for FIFO nodes themselves to 0 · b7e2febd
  Yaman Umuroglu authored 2 years ago
  
  b7e2febd
Jan 26, 2023
- [Transform] Add defaults, docstring and comments to split large fifos · dcf82a0c
  auphelia authored 2 years ago
  
  dcf82a0c
- [pyverilator] Add arguments to cpp verilator simulation · c60d955b
  auphelia authored 2 years ago
  
  c60d955b
- [VVAU] update resource estimates · 61ac5b62
  Felix Jentzsch authored 2 years ago
  
  61ac5b62
Jan 18, 2023
- Update basic.py · 9ce9dfec
  icolbert authored 2 years ago
  
  9ce9dfec
- Fixing headers to minimize_weight_bit_width.py · 962a5585
  icolbert authored 2 years ago
  
  962a5585
- [Docs] Fix docstring in SplitLargeFIFOs transform · 2008d154
  auphelia authored 2 years ago
  
  2008d154
- [VVAU] SIMD support for decoupled mode · 74dafc84
  Felix Jentzsch authored 2 years ago
  
  74dafc84
Jan 17, 2023
- Fixing if-else logic to make more sense · b4d66ed4
  icolbert authored 2 years ago
  
  b4d66ed4