Skip to content
Snippets Groups Projects
Commit cb0bf3cb authored by Yaman Umuroglu's avatar Yaman Umuroglu
Browse files

[Pad] switch top-level template SystemVerilog->Verilog 

this keeps Vivado happy for interface inference for blocks
parent efede2be
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment