Skip to content
Snippets Groups Projects
Commit af2ae401 authored by Yaman Umuroglu's avatar Yaman Umuroglu
Browse files

[Refactor] more finn-base refactor fixes

parent 824e33ba
No related branches found
No related tags found
No related merge requests found
......@@ -39,8 +39,8 @@ from finn.transformation.fpgadataflow.create_stitched_ip import CreateStitchedIP
from finn.transformation.fpgadataflow.insert_dwc import InsertDWC
from finn.transformation.fpgadataflow.insert_fifo import InsertFIFO
from finn.transformation.general import GiveUniqueNodeNames, GiveReadableTensorNames
from finn.util.fpgadataflow import pyverilate_stitched_ip, is_fpgadataflow_node
from finn.util.pyverilator import reset_rtlsim, toggle_clk
from finn.util.fpgadataflow import is_fpgadataflow_node
from finn.util.pyverilator import reset_rtlsim, toggle_clk, pyverilate_stitched_ip
def reset_implementation(node):
......
......@@ -52,7 +52,7 @@ from finn.util.basic import (
alveo_part_map,
alveo_default_platform,
)
from finn.util.fpgadataflow import pyverilate_stitched_ip
from finn.util.pyverilator import pyverilate_stitched_ip
from finn.util.test import load_test_checkpoint_or_skip
from finn.transformation.fpgadataflow.synth_ooc import SynthOutOfContext
from finn.transformation.infer_data_layouts import InferDataLayouts
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment