[Test] make fpga_part configurable for 1D SWG test, default to z7020 (9731267f) · Commits · streichg / Finn · GitLab

Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

F

Finn
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Environments
- Terraform modules
- Incidents

Snippets Groups Projects

Admin message

To receive notifications about scheduled maintenance, please subscribe to the mailing-list gitlab-operations@sympa.ethz.ch. You can subscribe to the mailing-list at https://sympa.ethz.ch

9731267f

Commit 9731267f authored 3 years ago by Yaman Umuroglu

Downloads
- Patches
- Plain Diff

[Test] make fpga_part configurable for 1D SWG test, default to z7020

parent b138f5f2

No related merge requests found

Changes 1

Hide whitespace changes

Inline Side-by-side

Showing

tests/fpgadataflow/test_fpgadataflow_convinputgenerator1d.py 3 additions, 1 deletion

tests/fpgadataflow/test_fpgadataflow_convinputgenerator1d.py

with 3 additions and 1 deletion

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment