[Resource] add example adder verilog generated by HLS (55bc90e2) · Commits · streichg / Finn · GitLab

Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

F

Finn
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Environments
- Terraform modules
- Incidents

Snippets Groups Projects

Admin message

To receive notifications about scheduled maintenance, please subscribe to the mailing-list gitlab-operations@sympa.ethz.ch. You can subscribe to the mailing-list at https://sympa.ethz.ch

55bc90e2

Commit 55bc90e2 authored 4 years ago by Yaman Umuroglu

Downloads
- Patches
- Plain Diff

[Resource] add example adder verilog generated by HLS

parent 5a4aca63

No related branches found

No related tags found

No related merge requests found

Changes 2

Hide whitespace changes

Inline Side-by-side

Showing

src/finn/qnn-data/verilog/myadd/myadd_myadd.v 118 additions, 0 deletions

src/finn/qnn-data/verilog/myadd/myadd_myadd.v
src/finn/qnn-data/verilog/myadd/myadd_myadd_control_s_axi.v 357 additions, 0 deletions

src/finn/qnn-data/verilog/myadd/myadd_myadd_control_s_axi.v

with 475 additions and 0 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment