[rtlsim] support multiple .v files in pyverilate_stitched_ip
Loading
Please register or sign in to comment
To receive notifications about scheduled maintenance, please subscribe to the mailing-list gitlab-operations@sympa.ethz.ch. You can subscribe to the mailing-list at https://sympa.ethz.ch