Skip to content
Snippets Groups Projects
Select Git revision
  • accl default
  • adegendt/accl_clone
  • dev
  • full_accl_support
  • georg/accl-build
  • georg/accl-complete
  • georg/accl-finn
  • georg/end2end
  • main protected
9 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.018Aug171312111076543131Jul29282724222120171411109876532129Jun2827262524232221191817151412111098543228May272625242221[Test] add end2end tfc-w1a1 test for VitisBuild[PYNQ] use metadata_prop bitfile for both Vitis and ZynqMerge branch 'dev' of https://github.com/Xilinx/finn into dev[Test] print post-synth res from all end2end testsMerge pull request #215 from Xilinx/feature/post_transform_cleanups[Test] add "full" option to quicktest.sh[Test] fix test_convert_to_hls_layers[Transform] fix MergeONNXModels after revealed bugs[StreamingFC] fix broken DataType name in default accDataType[ModelWrapper] introduce cleanup function, call in partitions too[StreamingFC] ensure 8-bit divisible accums for no-act[Transform] handle 1-node graphs correctly in SortGraph[Util] catch duplicate annotations in get_by_name[Test] more tolerance in rtlsim throughput testMerge pull request #206 from quetric/feature/acc_thr_bitwidth[Transform] introduce and use MinimizeAccumulatorWidth transform[Util] introduce calculate_matvec_accumulator_range[DataType] add finer-granularity integer types and (u)int64Merge branch 'feature/acc_thr_bitwidth' of https://github.com/quetric/finn into quetric-feature/acc_thr_bitwidthMerge pull request #214 from Xilinx/feature/zcu102Merge branch 'dev' into feature/zcu102[Docs] update getting_started.rst[Test] remove/don't generate tmp files in main folder[Test] fix quicktest.sh main setting[ConvertToHLS] add missing importMerge remote-tracking branch 'origin/dev' into optimize_streamerMerge pull request #201 from Xilinx/feature/depthwise_convolution[Test] fix exp cycle readout in test_convert_to_hls_conv_layer[Test] sim_cycles -> cycles_rtlsimImplemented explicit solution for DEPTH=1 corner-caseMerge branch 'dev' into feature/depthwise_convolutionMerge pull request #212 from Xilinx/feature/annotate_cycles[Test] fix broken ZynqBuild end2end test for tfc-w1a1[ZYNQ] add high-perf Vivado synth/impl defaults[ZYNQ] build driver as part of ZynqBuild[Driver] always specify platform when generating driver[Test] call AnnotateCycles in end2end cnv-w1a1 test[Transform] add AnnotateCycles transformation[Refactor] sim_cycles -> cycles_rtlsimMerge pull request #207 from Xilinx/feature/expected_cycles_per_layer