Skip to content
Snippets Groups Projects
Select Git revision
  • accl default
  • adegendt/accl_clone
  • dev
  • full_accl_support
  • georg/accl-build
  • georg/accl-complete
  • georg/accl-finn
  • georg/end2end
  • main protected
9 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.05May4328Apr2120730Mar2825242322151411842124Feb222019181716151110983131Jan2725211322Dec211716151362130Nov2927262423201615131211108543229Oct282722212019181514131211108764130Sep292827242322212019171613121098731Aug30272320191716131210965426Jul23151312653230Jun282524232117151410987543130May28262520181716141110987653130Apr2927232221201918151412109826Mar2524231754[Docker] Change run-docker shell script to take in any command as arguments[Infra] start adding fetch-repos.shPrototype for checksumming over stream data.[Refactor] mark build_dataflow_dir test as end2end[Refactor] use FINN_ROOT instead of /workspace for dep locations[Refactor] derive hlslib location dynamically from env.var.[readme] Change community section: Gitter -> GitHub discussions[readme] Change community section: Gitter -> GitHub discussions[Infra, Docs] allow passing an extra argument to build_custom[Refactor] account for changes in find_consumers behavior[Deps] update finn-base and oh-my-xilinx[Deps] update qonnxMerge pull request #580 from jterry-x/dev[Tutorial] enhancements and fixes to FPGA Flow tutorialUpdate README.mdUpdated for clarity and formattingCreated new tutorial for FPGA flowMerge branch 'dev' of https://github.com/jterry-x/finn into dev[Stitch] fix mdd folder name and tcl command syntax err[Lookup] fix alignment for ext.mem. lookups[Stitch] add proposed mdd fix for xparameters.h from Thomas[Stitch] use 4G as default aperture for AXI masters[Lookup] support genrating .dat file for external mem lookup[Stitch] remove global assign_bd_address[Lookup] fix from Thomas for external lookup behaviorAdd RAM buffer componentReplace microprogramming with controllerFix for simulation in MMV, 1D case[README] replace Gitter with GitHub Discussions[custom_op]: resource estimates 1D SWU[Stitch] call assign_bd_address before range setting in AXI-MM wireup[Stitch] move segment assignment into CreateStitchedIP[Lookup] explicitly assign address range and offset for ext mem[Lookup] add ip stitching ifnames + test[Test] start adding a test for ext lookups[Lookup] first version for lookup in external memory[Lookup] use BRAM storage pragma for now[Stitch] call assign_bd_address in CreateStitchedIP[Test] temporary part fix for rt weights[Thresholding] enable frp, more test bugfixes