Skip to content
Snippets Groups Projects
Select Git revision
  • accl default
  • adegendt/accl_clone
  • dev
  • full_accl_support
  • georg/accl-build
  • georg/accl-complete
  • georg/accl-finn
  • georg/end2end
  • main protected
9 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.011Aug1076543131Jul29282724222120171411109876532129Jun2827262524232221191817151412111098543228May27262524222120[Driver] fix wait condition for zynq-iodma[Test] don't use debug mode for ZynqBuild end2end testsMerge pull request #208 from HenniOVP/feature/issue_205[Util] Python style compliance[Transform] minor assertion fixes in InsertFIFO and InsertIODMA[Test] add more ZynqBuild tests for tfc-w2a2 and cnv-w1a1Cleaned up core xml, set all support levels to ProductionFixed address range of readmemh in rtl streamer[ZYNQ] remove InsertTLastMarker, support stitching w/o TLastMarker[Core] support renamed tensors for SDP output[Driver] make i/o folded shape dependent on platform[DMA] fix IODMA num outputs[Test] add own test for zynqbuild for now[ZYNQ] add debug/chipscope option[Core] handle renamed inputs to StreamingDataflowPartition correctly[ResUtil] improve nested SDP reporting[ResUtil] handle SDPs with some recursion[Core] only pass relevant inputs to SDP[ZYNQ] generate xml reportUpdated streamer data and depthFixed template for synthesisModified RTL streamer and its instantiation template, removing need for Q_srl in decoupled modeFixes Xilinx/finn#205[Test] Add test for exp cycles to VVAU node test[CustomOp] Add get_exp_cycles for VVAU and threshold pragmasMerge branch 'feature/expected_cycles_per_layer' into feature/depthwise_convolutionMerge branch 'dev' into feature/depthwise_convolution[Deploy] add platform attribute, respect in remote_exec[Driver] changes for zynq-iodma[Test] fixes to zynqbuild test[Vitis] update args for v++ with optimize and report[Test] add deployment test for ZynqBuild, currently failing[ZYNQ] copy hwh and bitfile to root proj folder[ZYNQ] set board path, don't use out-of-context mode[Docker] download PYNQ board files in entrypoint script, add .gitignore[ZYNQ] actually return model from ZynqBuild[Test] skip vitis test if env.var not setMerge branch 'feature_custom_zynq_shell' of https://github.com/quetric/finn into quetric-feature_custom_zynq_shell[Template] add virtexuplusHBM to IP packaging tcl[rtllib] Update component.xml for virtexuplusHBM devices