Skip to content
Snippets Groups Projects
Select Git revision
  • accl default
  • adegendt/accl_clone
  • dev
  • full_accl_support
  • georg/accl-build
  • georg/accl-complete
  • georg/accl-finn
  • georg/end2end
  • main protected
9 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.026Nov2423201615131211108543229Oct282722212019181514131211108764130Sep292827242322212019171613121098731Aug30272320191716131210965426Jul23151312653230Jun282524232117151410987543130May28262520181716141110987653130Apr2927232221201918151412109826Mar25242317543226Feb242322181211108764131Jan29262120171517Dec161413983124Nov231996530Oct282726222120191514[HLSCustomOp] fix param mismatches between hlslib and generated code[Deps] update hlslibMerge branch 'dev' into feature/vitis_hlsMerge pull request #451 from Xilinx/feature/pool_flex[Deps] update hlslib[Test] enable 1D tests + restructure convert_to_hls_pool_batchInitial prototype[Pool] more steps towards non-square support, square imgs working again[ConvertToHLS] round of fixes to allow non-square pool, not yet done[Test] support creating 1d maxpool in convert_to_hls_pool_batch[Pool] change Pool_Batch to use kernel size as list, not scalar[Pool] adjust kernel param as total k[Deps] update hlslibMerge pull request #443 from Xilinx/feature/concat[Vitis] don't call layout inference in VitisBuild[Build] better resolution for unspec'd Vitis platform for Alveo[Thresholding] switch to single spatial size[Deps] update hlslibMerge branch 'dev' into feature/vitis_hls[Hotfix] remove extras=True for tests in setup.cfg[SetFolding] handle ConvolutionInputGenerator1D as well[Build] pass large_fifo_mem_style correctly[SWG] no parallel window output with bram/uram ram_style from 1D SWG[Test] add ipstitch+rtlsim test for concat[Deps] update finn-base[Infra] don't install extras pkgs during test[Concat] make both cppsim and rtl/stitched-ip rtlsim work[Stitch] gen hierarchical util report if synthesized dcp[Concat] allow indexing get_input_datatype, does nothing though[InsertFIFO] fixes when first node has multiple inputs[SWG] updates to ConvolutionInputGenerator1D resource estimates[Stitch] fix ext interface ordering for multi-I/OMerge branch 'dev' into feature/concatMerge pull request #413 from Xilinx/devupdate AUTHORS.rst with new contributorsupdate README for v0.7[Docs] expand FAQs + add info on docker extra args[Docker] allow specifying extra docker run args[Docs] more RTD fixes[Docs] use git+https for qonnx install