Skip to content
Snippets Groups Projects
Select Git revision
  • accl default
  • adegendt/accl_clone
  • dev
  • full_accl_support
  • georg/accl-build
  • georg/accl-complete
  • georg/accl-finn
  • georg/end2end
  • main protected
9 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.014Oct131211109876529Sep27262524232120181716151412111095432131Aug30282725242321201918171312111076543131Jul29282724222120171411109876532129Jun28272625242322[Test] test runtime writes for weights, now passing[Util] support simultaneous w+aw in axi-lite[Test] introduce test_runtime_weights[Deps] update finn-base to get rtlsim hooks[Build] restrict to single AXI-lite, get interface name from attr[IPI] allow multiple AXI lite interfaces[StreamingFC] expose axilite depending on attribute[Util] handle lowercase verilator signals transparently[Tests] add missing license header to a few tests[StreamingFC] expose AXI lite streamer cfg port to top level[Transform] more flexible AXI lite name handling for renamingMerge branch 'feature/writable_weights' of https://github.com/quetric/finn into quetric-feature/writable_weightsFixed signal assignmentFix for MEM_WIDTH==32Merge branch 'feature/writable_weights' of https://github.com/quetric/finn into quetric-feature/writable_weightsSome documentation for the streamer address mapAdded missing IP fileMerge branch 'feature/writable_weights' of https://github.com/quetric/finn into quetric-feature/writable_weightsMerge pull request #237 from Xilinx/feature/pyverilator_axilite[Transform] use pyverilator utils from new util pkg[Test] add test_pyverilator_axilite[Resource] add example adder verilog generated by HLS[Util] add pyverilator utils for AXI lite accessAdded AXILite interface for writing weights; tested in behavioural sim with 1 streamMerge pull request #232 from quetric/feature/autosize_fifos[Test] remove manual FIFO insertion from end2end tests[Test] check outputs from fifo depth setting in end2end test[Deps] update finn-base[Refactor] move RemoveShallowFIFOs to own transformation[Transform] add CapConvolutionFIFODepths to limit conv FIFO sizesRounding depth only to powers of 2 for compatibility with Vivado[Test] ensure impl_style=rtl for FIFOs before stitching[CustomOp] catch unsupported rtlsim cond in StreamingFIFO[CustomOp] ensure all cycle estimates are int[Transform] rename to InsertAndSetFIFODepths + comments + assertions[Deps] update finn-base to get fpgadataflow.util changesMerge branch 'feature/autosize_fifos' of https://github.com/quetric/finn into quetric-feature/autosize_fifosMerge pull request #228 from quetric/vitis_debugFixed debug argument generationMerge pull request #236 from Xilinx/feature/separate-finn-base