Skip to content
Snippets Groups Projects
Select Git revision
  • accl default
  • adegendt/accl_clone
  • dev
  • full_accl_support
  • georg/accl-build
  • georg/accl-complete
  • georg/accl-finn
  • georg/end2end
  • main protected
9 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.06Feb4131Jan29262120171517Dec161413983124Nov231996530Oct282726222120191514131211109876529Sep27262524232120181716151412111095432131Aug30282725242321201918171312111076543131Jul29282724222120171411109876532129Jun282726Merge branch 'dev' into feature/vitis_hlsFix Im2Col attributes for newer finn-base (#276)[Refactor] more finn-base refactor fixes[Refactor] reflect finn-base refactor for hls utils[Deps] update finn-baseFeature/tutorial fpga21 (#274)[Notebook] fix broken resource pathsAdded suggestions form testing (#270)[Docs] env.vars for Jupyter password and localhost[Infra] introduce new env.var to set localhost url[Infra] enable specifying hashed Jupyter passwordMerge branch 'feature/ext_weights_refactor' of github.com:quetric/finn into feature/ext_weights_refactorMerge remote-tracking branch 'upstream/dev' into feature/ext_weights_refactor[Docker] Use Xilinx/dev Docker config so XRT deps are autom. installed[TEST] Store test_build_extweights checkpoint[FPGADATAFLOW] Bug fix: InsertDWC has to check which input of a StreamingFCLayer_Batch in mem_mode external the producer output is connected to[Docs] first version of developer docs[Build] separate HLS codegen and ipgen steps (#265)[Infra] add .vscode to .gitignoreSwitch hlslib comparison functions (#263)Merge branch 'master' into dev[Docs] bring back missing images[Docs] bring back missing img[Release] merge dev into master for v0.5b[Docs] update README for v0.5b[Docs] apidocs updates[Docs] make stack image local[Docs] round of updates[Notebook] add README, remove mobilenet notebookFeature/cybersecurity notebook (#259)[Vitis] use -mode batch for report gen Vivado launchAdd report_utilization to stitched project tcl script (#243)[Driver] get Alveo clock during test[Build] auto-exit build_custom if no errors[Driver] handle case with no rt weightsDriver data packing + improvements (#261)Build step: measure rtlsim performance (#262)Add verification options to dataflow build (#257)[Build] import fixMerge branch 'dev' of https://github.com/Xilinx/finn into feature/verify_build_steps