Skip to content
Snippets Groups Projects
Select Git revision
  • accl default
  • adegendt/accl_clone
  • dev
  • full_accl_support
  • georg/accl-build
  • georg/accl-complete
  • georg/accl-finn
  • georg/end2end
  • main protected
9 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.07Feb531Jan262523181716151413129876543228Dec262019131242130Nov29282726242221201710987631Oct30282625242320181714131211109654222Sep18231Aug29282524231798432131Jul2827262521191817121110765429Jun2827262321151413129875130May29262524231716151211954328Apr26252421191811754324Mar231615141310976432128Feb272423222120161514131098732131Jan302927262422201817Merge branch 'georg/accl-build' into georg/end2endMerge branch 'georg/accl-finn' into georg/end2endFix node ioFix accl utilsMerge branch 'georg/coyote_changes' into georg/end2endMerge branch 'georg/accl-build' into georg/end2endMerge branch 'georg/distributed_build' into georg/end2endAdd accl download utilsAdd accl build stepMerge branch 'georg/distributed_build' into georg/accl-buildMerge remote-tracking branch 'xilinx/dev' into georg/coyote_changesMerge remote-tracking branch 'xilinx/dev' into georg/distributed_buildMerge remote-tracking branch 'xilinx/dev' into georg/accl-finnFixesDispatch distributed build from existing build dataflow functionAdd split dataflow transformationAdd distributed build functionMerge remote-tracking branch 'fpga/dev' into georg/accl-finnAdd ACCLIn as valid start nodeAdd custom ipgen cflagsApply end to end fixesMerge pull request #969 from Xilinx/bugfix/fifo_sizing_testsFix linting[Tests] Fix fpgadataflow split large fifos test[Tests] Temporarily re-enable SWG exception for bnn_w2_a2_cnv_Pynq-Z1 testMerge pull request #959 from Xilinx/testing/jenkins_workMerge pull request #958 from Xilinx/feature/fifo_sizing_behaviour[CI] Define reboot wait time using env variable[CI] Run all Fstages in parallel to improve runtime[CI] Reboot Zynq nodes before HW testing[CI] Add cleanup for ownership issues observed on zynq boardsMerge pull request #956 from Xilinx/feature/skip_board_dl[FIFO] disable poorly justified SWG exception for FIFO sizing[CI] Download test files into test specific directories on hardware[CI] Add functions to clean up Jenkinsfile_HW[FIFO] only remove 0-depth FIFOs[Infra] extra optional envvars to pass to docker build and skip board file dlMake sure artifact directory existsFix typoFix linting