Skip to content
Snippets Groups Projects
Select Git revision
  • accl default
  • adegendt/accl_clone
  • dev
  • full_accl_support
  • georg/accl-build
  • georg/accl-complete
  • georg/accl-finn
  • georg/end2end
  • main protected
9 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.030May29262524231716151211954328Apr26252421191811754324Mar231615141310976432128Feb272423222120161514131098732131Jan3029272624222018171613121110965430Dec291913128652125Nov171613108732131Oct2726242119171614131211107654329Sep28272623222019161514987631Aug3029262524221918151211109843129Jul28272625222120Merge branch 'feature/2023_1' into feature/update_container[TlastMarker] Update interface naming for code genDraft PR for folding tutorialMerge branch 'dev' into feature/2023_1[CustomOp] Update naming of interfaces for code generationUpdate Brevitas, apply workarounds to fix quicktestMerge pull request #823 from fpjentzsch/hotfix/ipythonFix lintingUpdate pre-commit configUpdate base image to Ubuntu 22.04Pin IPython dependencyMerge pull request #822 from Xilinx/hotfix/ctrl_iface_attrRevised control interface attributes.Merge pull request #821 from Xilinx/hotfix/memstream_simAdd missing simulation fileset.Merge pull request #811 from Xilinx/bugfix/memstream_addr_width[PixelPadding] Created custom_op and unit test, which is passing both rtlsim and cppsimPolish interface attributes. Use all-lower-case finn library name like other modules.Merge pull request #820 from Xilinx/feature/ip_packagingLinting.Revised packaging with XCI cleanup and address map generation.Merge branch 'dev' into bugfix/memstream_addr_widthMerge pull request #817 from Xilinx/update/jenkins[Jenkins] Update tool versions for CIYet another fix of the address width expression for IP integrator.[rtllib] Linting of updated tcl scriptHave IPI recompute AXI-lite address width according to user-defined memory layout.[Test] add synth to one DSWG testcase to trigger (fixed) error[SWG] move enum def to top, use enum values for codegenMerge pull request #800 from Xilinx/testing/jupyter-notebook-pytest[notebooks] import os library to use os.environ[]Merge pull request #805 from Xilinx/feature/memstreamline[CustomOp] update rst and clk signal connection for updated memstrm[rtllib] linting on tcl scriptMerge pull request #804 from Xilinx/fix/rtd[Docs] Add sphinx and rtd theme installs to setup.cfg[Docs] Move rtd required packages from Dockerfile to requirements.txt[CustomOp] Update custom ops to use new memstream component[CustomOp] Delete old decoupled wrapper and linting on MVAU[CustomOp] Update Thresholding node to use new memstream implementation