Skip to content
Snippets Groups Projects
Select Git revision
  • accl default
  • adegendt/accl_clone
  • dev
  • full_accl_support
  • georg/accl-build
  • georg/accl-complete
  • georg/accl-finn
  • georg/end2end
  • main protected
9 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.025Feb2423212019181716141312111076543131Jan30292827242322212017161514109873220Dec191817161312111096543229Nov2827262524222120[Core] Edit comments in core module[Analysis] Edit comments[Sphinx Documentation] Edit comments in analysis module[Sphinx Documentation] Generated files with extended comments in every module[Test] add deploy and remote run to end2end test for tfc[PYNQ] set exec_mode flag during DeployToPYNQ[Docker] no defaults for PYNQ IP and board[CustomOps] Extend comments in modules[Util] Extend comments in modules[Core] Extend comments to modules in finn.coreMerge branch 'feature/notebook_end_to_end_flow' into feature/sphinx_documentationMerge branch 'feature/notebook_end_to_end_flow' of https://github.com/Xilinx/finn into feature/notebook_end_to_end_flow[Sphinx Documentation] Reset sphinx doc project[Sphinx Documentation] Extend comments of transformations[Sphinx Documentation] Add pyverilator to requirements.txt[Sphinx Documentation] Change sphinx source path[Sphinx documentation] Delte ":hidden:" in source_code.rst toctree[Sphinx Documentation] Fixed reference in modules.rst[Sphinx Documentation] Add changed build files[Sphinx Documentation] Change path to sources in conf.py[Sphinx Documentation] Add html files from auto-generated rst[Sphinx documentation] Add auto-generated files[Test] also retrieve full dict for golden end2end v test[Core] get full dict and update for SDP execution[Test] extend the range of FC rtlsim test params[Util] specify packedBits for unpack explicitly[StreamingFC] flip gen weights SIMD dim, not inputs[Test] add tracing to end2_end rtlsim[HLSCustomOp] add rtlsim tracing support option[Sphinx Documentation] Add automodule path to source_code.rst[Sphinx Documentatioin] Delete autogenerated files from documentation[Test] use correct model for end2end verification tests[Core] don't raise exception on unneeded inputs[Sphinx Documentation] Add -e flag to command to put each module file in its own page[Sphinx Documentation] Test with additional attribute in sphinx command[Test] add test_end2end_tfc_verify_ip_stitch[CustomOp] reflect hls prefix changes for rtlsimAdd link to readthedocs[Test] start adding end2end for tfc as test[Util] increase default liveness threshold