Skip to content
Snippets Groups Projects
Select Git revision
  • accl default
  • adegendt/accl_clone
  • dev
  • full_accl_support
  • georg/accl-build
  • georg/accl-complete
  • georg/accl-finn
  • georg/end2end
  • main protected
9 results
You can move around the graph by using the arrow keys.
Created with Raphaël 2.2.018Jan171613121110965430Dec291913128652125Nov171613108732131Oct2726242119171614131211107654329Sep28272623222019161514987631Aug3029262524221918151211109843129Jul282726252221201918151413121198765430Jun292827242322212017151312109872131May30252423201817161312111098654328Apr[Docs] Fix docstring in SplitLargeFIFOs transform[VVAU] SIMD support for decoupled modeMerge remote-tracking branch 'upstream/dev' into feature/split_large_fifosFixing if-else logic to make more senseCreate minimize_weight_bit_width.pyMerge pull request #724 from Xilinx/hotfix/cppsim[CustomOp] Update ImgDim and numReps in thresholdingMerge branch 'dev' into hotfix/cppsimMerge pull request #735 from Xilinx/hotfix/bp_accumulator_widthMerge remote-tracking branch 'upstream/dev' into dev[MVAU] Update minimize accumulator width for bipolar caseFixing reproducibility issue with FINN_BUILD_DIR[FIFO] use at least 2 samples also for convnets for cppsim fifo insertionMerge pull request #734 from Xilinx/fix/documentation[GHA] Update repo checkout to v3[Deps] Update qonnx commit version to incorporate doc string changesMerge pull request #732 from Xilinx/refactor/valid_predecessorMerge branch 'dev' into fix/documentation[QONNX] make valid_predecessor_op_type a method, fallback to QuantIdentityHandlerMerge branch 'dev' into feature/swgg_parallel_v2[VVAU] Fix BIPOLAR/TERNARY compatibilityMerge pull request #727 from i-colbert/feature/accumulator_widthMerge pull request #730 from Xilinx/hotfix/numpy_int[Util] Change np.int to np.int_Merge pull request #728 from Xilinx/hotfix/numpy_str[Requirements] Fix version for psutil[Docker] add ignore installed for jupyter package[DataPacking] Delete check for np.strAdding check for runtime_writeable_weightsMerge pull request #1 from i-colbert/feature/minimize_weight_bit_widthMerge pull request #726 from Xilinx/fix/requirementsAdding new function attribute to MVAU and VVAU[requirements] Remove future python packageMerge pull request #725 from Xilinx/fix/GHA[GHA] Update quicktest to ubuntu 20.04[GHA] Update docker image testing to ubuntu 20.04Merge branch 'dev' into fix/documentationMerge pull request #694 from Xilinx/feature/cppverilator-fifo-rtlsim[CustomOp] Fix setting of NumReps in Thresholding and N in Eltwise nodeMerge branch 'dev' into feature/cppverilator-fifo-rtlsim