slight difference from others: needs ReplaceVerilogRelPaths

[Trafo-templates] Add input arguments for driver.py to select between functional verification and throughput test on pynq board

use const instead of static, local instead of global

[HLSCustomOp] Add parameter to select if stream width should be round up to integer multiple of 8 (for axi streams)