[HLSCustomOp] Add parameter to select if stream width should be round up to integer multiple of 8 (for axi streams)

reg -> wire for the stream wires

Deal gracefully with missing PyVerilator