Commits · 0bb2f321de98ebce580340c56e501a084f8b6f13 · streichg / Finn · GitLab

Snippets Groups Projects

To receive notifications about scheduled maintenance, please subscribe to the mailing-list gitlab-operations@sympa.ethz.ch. You can subscribe to the mailing-list at https://sympa.ethz.ch

Mar 04, 2022
- [Lookup] add ip stitching ifnames + test · 0bb2f321
  Yaman Umuroglu authored 3 years ago
  
  0bb2f321
- [Test] start adding a test for ext lookups · 96265798
  Yaman Umuroglu authored 3 years ago
  
  96265798
Mar 01, 2022
- [Test] temporary part fix for rt weights · 843b0589
  Yaman Umuroglu authored 3 years ago
  
  843b0589
Feb 24, 2022
- [Thresholding] enable frp, more test bugfixes · cd65e038
  Yaman Umuroglu authored 3 years ago
  
  cd65e038
- [Thresholding] some bugfixing + test improvements, more bugs left · 41e3239e
  Yaman Umuroglu authored 3 years ago
  
  41e3239e
- [Test] add thresholding test that triggers multi-inp error case · afd3769f
  Yaman Umuroglu authored 3 years ago
  
  afd3769f
Feb 22, 2022
- [Test] additional check + skips for StreamingMaxPool test · a2da4d18
  Yaman Umuroglu authored 3 years ago
  
  a2da4d18
Feb 20, 2022
- [tests]: added test case for MaxPool with ceil mode · 0a0687f2
  mmrahorovic authored 3 years ago
  
  0a0687f2
- [tests]: unit test case for MakeMaxPoolNHWC · 894eaec7
  mmrahorovic authored 3 years ago
  
  894eaec7
Feb 17, 2022
- [tests]: updated MaxPool test, changed FPGA part · 038cc2af
  mmrahorovic authored 3 years ago
  
  038cc2af
- [pre-commit]: minor changes to coding style · 1fed0b88
  mmrahorovic authored 3 years ago
  
  1fed0b88
Feb 11, 2022
- updated test case · b54d4bcd
  mmrahorovic authored 3 years ago
  
  b54d4bcd
Feb 10, 2022
- [Lookup] reverse output layout + associated fixes · 40514ced
  Yaman Umuroglu authored 3 years ago
  
  40514ced
Jan 27, 2022
- [Test] bring back stride for 1D SWG testcase · 676c74a9
  Yaman Umuroglu authored 3 years ago
  
  676c74a9
Dec 22, 2021
- [Test] switch to ZU3EG as temp workaround for vitis_hls URAM pragma bug · 4163a20c
  Yaman Umuroglu authored 3 years ago
  
  4163a20c
Dec 21, 2021
- [Test] make fpga_part configurable for 1D SWG test, default to z7020 · 9731267f
  Yaman Umuroglu authored 3 years ago
  
  9731267f
Dec 16, 2021
- [custom_op]: support for 1D SWU and other small modifications · d7a5881b
  mmrahorovic authored 3 years ago
  
  d7a5881b
Dec 06, 2021
- [Test] large-CNV folding cfg changes for Vitis HLS 2021.2 · 2e0205bf
  Yaman Umuroglu authored 3 years ago
  
  2e0205bf
Dec 02, 2021
- [Test] fix npy2apintstream test envvar · 8a637271
  Yaman Umuroglu authored 3 years ago
  
  8a637271
Nov 26, 2021
- [MaxPool] switch to non-_Batch for vitis, no exp cycle checking in test · 7b350d7f
  Yaman Umuroglu authored 3 years ago
  
  7b350d7f
Nov 24, 2021
- [Test] enable 1D tests + restructure convert_to_hls_pool_batch · 63f52f19
  Yaman Umuroglu authored 3 years ago
  
  63f52f19
- [Pool] more steps towards non-square support, square imgs working again · 123892ff
  Yaman Umuroglu authored 3 years ago
  
  123892ff
Nov 23, 2021
- [Test] support creating 1d maxpool in convert_to_hls_pool_batch · b6a5b35e
  Yaman Umuroglu authored 3 years ago
  
  b6a5b35e
Nov 12, 2021
- [Test] add ipstitch+rtlsim test for concat · 067d165b
  Yaman Umuroglu authored 3 years ago
  
  067d165b
Nov 03, 2021
- [Test] add extra assertion for HLS layer count in bnn-pynq end2end · 918ba008
  Yaman Umuroglu authored 3 years ago
  
  918ba008
Nov 02, 2021
- [Test] remove deployment from ipstitch test · b8e171ee
  Yaman Umuroglu authored 3 years ago
  
  b8e171ee
- [Test] lowercase file names · cce53750
  Yaman Umuroglu authored 3 years ago
  
  cce53750
Oct 27, 2021
- [DuplStreams] enable HLS conversion + test for n>2 · eda6054d
  Yaman Umuroglu authored 3 years ago
  
  eda6054d
- [DuplStreams] refactor DuplicateStreams to pave way for >2 dupls · 76c992de
  Yaman Umuroglu authored 3 years ago
  
  76c992de
Oct 22, 2021
- [Test] add rtlsim/cppsim sweep to concat test · 7547ebae
  Yaman Umuroglu authored 3 years ago
  
  7547ebae
- [Test] add cppsim and rtlsim to concat fpgadataflow test · 168603b0
  Yaman Umuroglu authored 3 years ago
  
  168603b0
Oct 20, 2021
- Cleaned up open ToDos. · f3245a81
  Hendrik Borras authored 3 years ago
  
  f3245a81
Oct 19, 2021
- Added support for QONNX to test_brevitas_avg_pool_export test. · 28cef50c
  Hendrik Borras authored 3 years ago
  
  28cef50c
- Enabled FINNManager export for test_end2end_cybsec_mlp_build. · 2a73e420
  Hendrik Borras authored 3 years ago
  
  2a73e420
- Enable QONNX ingestion for test_brevitas_act_export_relu_imagenet test. · 031edad6
  Hendrik Borras authored 3 years ago
  
  031edad6
- Enable QONNX ingestion for test_end2end_cybsec_mlp_* tests. · 7e04af91
  Hendrik Borras authored 3 years ago
  
  7e04af91
Oct 18, 2021
- Made QuantIdentityHandler and FoldQuantWeights compatible with DebugMarker... · 23596d85
  Hendrik Borras authored 3 years ago
  
  Made QuantIdentityHandler and FoldQuantWeights compatible with DebugMarker nodes and added QONNX to the test_brevitas_debug test.
  23596d85
- Added Brevitas foward pass as a point of comparison for test_QONNX_to_FINN test. · 7a31b728
  Hendrik Borras authored 3 years ago
  
  7a31b728
Oct 15, 2021
- Enabled TestEnd2End for both FINN and QONNX export. · 74d2b740
  Hendrik Borras authored 3 years ago
  
  74d2b740
- Fixed test_brevitas_avg_pool_export to properly integrate the sign. · bc78cba1
  Hendrik Borras authored 3 years ago
  
  bc78cba1