Merge pull request #749 from Xilinx/fix/firstfifo_vivado (d809af79) · Commits · streichg / Finn · GitLab

Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

F

Finn
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Environments
- Terraform modules
- Incidents

Snippets Groups Projects

Admin message

To receive notifications about scheduled maintenance, please subscribe to the mailing-list gitlab-operations@sympa.ethz.ch. You can subscribe to the mailing-list at https://sympa.ethz.ch

d809af79

Unverified Commit d809af79 authored 2 years ago by auphelia Committed by GitHub 2 years ago

Downloads
- Plain Diff

Merge pull request #749 from Xilinx/fix/firstfifo_vivado

Avoid using impl_style=vivado for the input FIFO

parents 3097b912 e3d5914f

No related merge requests found

Changes 3

Hide whitespace changes

Inline Side-by-side

Showing

src/finn/transformation/fpgadataflow/create_stitched_ip.py 8 additions, 0 deletions

src/finn/transformation/fpgadataflow/create_stitched_ip.py
src/finn/transformation/fpgadataflow/insert_fifo.py 6 additions, 14 deletions

src/finn/transformation/fpgadataflow/insert_fifo.py
src/finn/transformation/fpgadataflow/set_fifo_depths.py 6 additions, 1 deletion

src/finn/transformation/fpgadataflow/set_fifo_depths.py

with 20 additions and 15 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment