[PYNQ] enable Vivado IP caching for synthesis speedup (c2435a76) · Commits · streichg / Finn · GitLab

Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

F

Finn
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Environments
- Terraform modules
- Incidents

Snippets Groups Projects

Admin message

To receive notifications about scheduled maintenance, please subscribe to the mailing-list gitlab-operations@sympa.ethz.ch. You can subscribe to the mailing-list at https://sympa.ethz.ch

c2435a76

Commit c2435a76 authored 5 years ago by Yaman Umuroglu

Downloads
- Patches
- Plain Diff

[PYNQ] enable Vivado IP caching for synthesis speedup

parent 1bb13ab8

No related merge requests found

Changes 4

Hide whitespace changes

Inline Side-by-side

Showing

run-docker.sh 7 additions, 1 deletion

run-docker.sh
src/finn/transformation/fpgadataflow/make_pynq_proj.py 2 additions, 0 deletions

src/finn/transformation/fpgadataflow/make_pynq_proj.py
src/finn/transformation/fpgadataflow/templates.py 3 additions, 0 deletions

src/finn/transformation/fpgadataflow/templates.py
tests/fpgadataflow/test_fpgadataflow_ip_stitch.py 2 additions, 2 deletions

tests/fpgadataflow/test_fpgadataflow_ip_stitch.py

with 14 additions and 3 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment