Skip to content
Snippets Groups Projects
Commit 9b545733 authored by auphelia's avatar auphelia
Browse files

[Test] Set in and out fifo depth node attributes for every fpgadataflow node in tfc w1a1

parent 0b3a8670
No related branches found
No related tags found
No related merge requests found
......@@ -139,12 +139,15 @@ def test_end2end_tfc_w1a1_fold_and_tlastmarker():
fc0w.set_nodeattr("PE", 16)
fc0w.set_nodeattr("outFIFODepth", 4)
fc0w.set_nodeattr("ram_style", "block")
fc1w.set_nodeattr("inFIFODepth", 4)
fc1w.set_nodeattr("SIMD", 8)
fc1w.set_nodeattr("PE", 8)
fc1w.set_nodeattr("outFIFODepth", 4)
fc2w.set_nodeattr("inFIFODepth", 4)
fc2w.set_nodeattr("SIMD", 16)
fc2w.set_nodeattr("PE", 16)
fc2w.set_nodeattr("outFIFODepth", 4)
fc3w.set_nodeattr("inFIFODepth", 4)
fc3w.set_nodeattr("SIMD", 16)
fc3w.set_nodeattr("PE", 10)
fc3w.set_nodeattr("outFIFODepth", 50)
......
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment