Skip to content
Snippets Groups Projects
Commit 784c9779 authored by auphelia's avatar auphelia
Browse files

[Execution] Added functionality in im2col to simulate generated verilog files with pyverilator

parent cdcaf4ee
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment