Improve Systemverilog, extend tests (3a2a8508) · Commits · streichg / Finn · GitLab

Skip to content

GitLab

Explore

Sign in

Primary navigation

Project

F

Finn
- Activity
- Members
- Labels
- Issues
- Issue boards
- Milestones
- Wiki
- Environments
- Terraform modules
- Incidents

Snippets Groups Projects

Admin message

To receive notifications about scheduled maintenance, please subscribe to the mailing-list gitlab-operations@sympa.ethz.ch. You can subscribe to the mailing-list at https://sympa.ethz.ch

3a2a8508

Commit 3a2a8508 authored 2 years ago by Felix Jentzsch

Downloads
- Patches
- Plain Diff

Improve Systemverilog, extend tests

parent 34f82112

No related branches found

No related tags found

No related merge requests found

Changes 3

Expand all Hide whitespace changes

Inline Side-by-side

Showing

finn-rtllib/swg/swg_template_default.sv 299 additions, 334 deletions

finn-rtllib/swg/swg_template_default.sv
src/finn/custom_op/fpgadataflow/convolutioninputgenerator_rtl.py 5 additions, 5 deletions

...n/custom_op/fpgadataflow/convolutioninputgenerator_rtl.py
tests/fpgadataflow/test_convert_to_hls_1d_conv_layer.py 6 additions, 2 deletions

tests/fpgadataflow/test_convert_to_hls_1d_conv_layer.py

with 310 additions and 341 deletions

Loading

0% Loading or .

You are about to add 0 people to the discussion. Proceed with caution.

Finish editing this message first!

Please register or sign in to comment