Skip to content
Snippets Groups Projects
Commit 27863700 authored by john's avatar john
Browse files

Added all synthesis source files to be used for simulation too

parent b695e3a2
No related branches found
No related tags found
No related merge requests found
Hide whitespace changes
Inline Side-by-side
finn-rtllib/memstream/component.xml
+ 84
− 20
View file @ 27863700
...@@ -260,7 +260,7 @@ ...@@ -260,7 +260,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>ba6d3300</spirit:value> <spirit:value>3c30c4ac</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
...@@ -276,7 +276,7 @@ ...@@ -276,7 +276,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>54f61a0e</spirit:value> <spirit:value>00b5320e</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
...@@ -290,7 +290,7 @@ ...@@ -290,7 +290,7 @@
<spirit:parameters> <spirit:parameters>
<spirit:parameter> <spirit:parameter>
<spirit:name>viewChecksum</spirit:name> <spirit:name>viewChecksum</spirit:name>
<spirit:value>92c3ebfc</spirit:value> <spirit:value>d714c73b</spirit:value>
</spirit:parameter> </spirit:parameter>
</spirit:parameters> </spirit:parameters>
</spirit:view> </spirit:view>
...@@ -780,6 +780,11 @@ ...@@ -780,6 +780,11 @@
<spirit:displayName>Mem Init</spirit:displayName> <spirit:displayName>Mem Init</spirit:displayName>
<spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MEM_INIT">./</spirit:value> <spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.MEM_INIT">./</spirit:value>
</spirit:modelParameter> </spirit:modelParameter>
<spirit:modelParameter spirit:dataType="string">
<spirit:name>RAM_STYLE</spirit:name>
<spirit:displayName>Ram Style</spirit:displayName>
<spirit:value spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RAM_STYLE">auto</spirit:value>
</spirit:modelParameter>
<spirit:modelParameter spirit:dataType="integer"> <spirit:modelParameter spirit:dataType="integer">
<spirit:name>STRM0_WIDTH</spirit:name> <spirit:name>STRM0_WIDTH</spirit:name>
<spirit:displayName>Strm0 Width</spirit:displayName> <spirit:displayName>Strm0 Width</spirit:displayName>
...@@ -873,6 +878,12 @@ ...@@ -873,6 +878,12 @@
</spirit:modelParameters> </spirit:modelParameters>
</spirit:model> </spirit:model>
<spirit:choices> <spirit:choices>
<spirit:choice>
<spirit:name>choice_list_44c459b8</spirit:name>
<spirit:enumeration>auto</spirit:enumeration>
<spirit:enumeration>block</spirit:enumeration>
<spirit:enumeration>distributed</spirit:enumeration>
</spirit:choice>
<spirit:choice> <spirit:choice>
<spirit:name>choice_list_9d8b0d81</spirit:name> <spirit:name>choice_list_9d8b0d81</spirit:name>
<spirit:enumeration>ACTIVE_HIGH</spirit:enumeration> <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
...@@ -891,9 +902,26 @@ ...@@ -891,9 +902,26 @@
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
</spirit:file> </spirit:file>
<spirit:file> <spirit:file>
<spirit:name>hdl/ramb18.v</spirit:name> <spirit:name>hdl/memstream_singleblock.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:logicalName>xil_defaultlib</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>hdl/memstream_multiblock.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:logicalName>xil_defaultlib</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>hdl/ramb18_wf_dualport.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_13578c44</spirit:userFileType> <spirit:userFileType>CHECKSUM_9425c051</spirit:userFileType>
<spirit:logicalName>xil_defaultlib</spirit:logicalName>
</spirit:file>
<spirit:file>
<spirit:name>hdl/ramb18_sdp.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_9f7c64bf</spirit:userFileType>
<spirit:logicalName>xil_defaultlib</spirit:logicalName>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
...@@ -902,13 +930,43 @@ ...@@ -902,13 +930,43 @@
<spirit:name>sim/tb_memstream.v</spirit:name> <spirit:name>sim/tb_memstream.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType> <spirit:fileType>verilogSource</spirit:fileType>
</spirit:file> </spirit:file>
<spirit:file>
<spirit:name>hdl/memstream.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
</spirit:file>
<spirit:file>
<spirit:name>hdl/mux.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
</spirit:file>
<spirit:file>
<spirit:name>hdl/memstream_singleblock.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
</spirit:file>
<spirit:file>
<spirit:name>hdl/memstream_multiblock.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
</spirit:file>
<spirit:file>
<spirit:name>hdl/ramb18_wf_dualport.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
</spirit:file>
<spirit:file>
<spirit:name>hdl/ramb18_sdp.v</spirit:name>
<spirit:fileType>verilogSource</spirit:fileType>
<spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
</spirit:file>
</spirit:fileSet> </spirit:fileSet>
<spirit:fileSet> <spirit:fileSet>
<spirit:name>xilinx_xpgui_view_fileset</spirit:name> <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
<spirit:file> <spirit:file>
<spirit:name>xgui/memstream_v1_0.tcl</spirit:name> <spirit:name>xgui/memstream_v1_0.tcl</spirit:name>
<spirit:fileType>tclSource</spirit:fileType> <spirit:fileType>tclSource</spirit:fileType>
<spirit:userFileType>CHECKSUM_92c3ebfc</spirit:userFileType> <spirit:userFileType>CHECKSUM_d714c73b</spirit:userFileType>
<spirit:userFileType>XGUI_VERSION_2</spirit:userFileType> <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
</spirit:file> </spirit:file>
</spirit:fileSet> </spirit:fileSet>
...@@ -1034,6 +1092,11 @@ ...@@ -1034,6 +1092,11 @@
<spirit:name>Component_Name</spirit:name> <spirit:name>Component_Name</spirit:name>
<spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">memstream_v1_0</spirit:value> <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">memstream_v1_0</spirit:value>
</spirit:parameter> </spirit:parameter>
<spirit:parameter>
<spirit:name>RAM_STYLE</spirit:name>
<spirit:displayName>Ram Style</spirit:displayName>
<spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.RAM_STYLE" spirit:choiceRef="choice_list_44c459b8">auto</spirit:value>
</spirit:parameter>
</spirit:parameters> </spirit:parameters>
<spirit:vendorExtensions> <spirit:vendorExtensions>
<xilinx:coreExtensions> <xilinx:coreExtensions>
...@@ -1051,32 +1114,33 @@ ...@@ -1051,32 +1114,33 @@
<xilinx:family xilinx:lifeCycle="Beta">azynq</xilinx:family> <xilinx:family xilinx:lifeCycle="Beta">azynq</xilinx:family>
<xilinx:family xilinx:lifeCycle="Beta">zynquplus</xilinx:family> <xilinx:family xilinx:lifeCycle="Beta">zynquplus</xilinx:family>
<xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family> <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
<xilinx:family xilinx:lifeCycle="Beta">virtexuplusHBM</xilinx:family>
</xilinx:supportedFamilies> </xilinx:supportedFamilies>
<xilinx:taxonomies> <xilinx:taxonomies>
<xilinx:taxonomy>/UserIP</xilinx:taxonomy> <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
</xilinx:taxonomies> </xilinx:taxonomies>
<xilinx:displayName>memstream_v1_0</xilinx:displayName> <xilinx:displayName>memstream_v1_0</xilinx:displayName>
<xilinx:autoFamilySupportLevel>level_0</xilinx:autoFamilySupportLevel>
<xilinx:definitionSource>package_project</xilinx:definitionSource> <xilinx:definitionSource>package_project</xilinx:definitionSource>
<xilinx:coreRevision>2</xilinx:coreRevision> <xilinx:coreRevision>10</xilinx:coreRevision>
<xilinx:coreCreationDateTime>2019-11-04T19:37:20Z</xilinx:coreCreationDateTime> <xilinx:coreCreationDateTime>2020-09-17T18:04:10Z</xilinx:coreCreationDateTime>
<xilinx:tags> <xilinx:tags>
<xilinx:tag xilinx:name="nopcore"/> <xilinx:tag xilinx:name="ui.data.coregen.dd@1d3014e7_ARCHIVE_LOCATION">/home/john/finn/keysight/finn-dev.git/finn-rtllib/memstream</xilinx:tag>
<xilinx:tag xilinx:name="ui.data.coregen.dd@7a3d79be_ARCHIVE_LOCATION">c:/Users/lucianp/Documents/git/finn-rtllib/memstream</xilinx:tag> <xilinx:tag xilinx:name="ui.data.coregen.dd@7e09f99e_ARCHIVE_LOCATION">/home/john/finn/keysight/finn-dev.git/finn-rtllib/memstream</xilinx:tag>
<xilinx:tag xilinx:name="ui.data.coregen.dd@6ca546af_ARCHIVE_LOCATION">c:/Users/lucianp/Documents/git/finn-rtllib/memstream</xilinx:tag> <xilinx:tag xilinx:name="ui.data.coregen.dd@2de0f3f5_ARCHIVE_LOCATION">/home/john/finn/keysight/finn-dev.git/finn-rtllib/memstream</xilinx:tag>
<xilinx:tag xilinx:name="ui.data.coregen.dd@2bb0c52f_ARCHIVE_LOCATION">c:/Users/lucianp/Documents/git/finn-rtllib/memstream</xilinx:tag> <xilinx:tag xilinx:name="ui.data.coregen.dd@4a8621e0_ARCHIVE_LOCATION">/home/john/finn/keysight/finn-dev.git/finn-rtllib/memstream</xilinx:tag>
<xilinx:tag xilinx:name="ui.data.coregen.dd@1f6f8fe4_ARCHIVE_LOCATION">c:/Users/lucianp/Documents/git/finn-rtllib/memstream</xilinx:tag> <xilinx:tag xilinx:name="ui.data.coregen.dd@57522176_ARCHIVE_LOCATION">/home/john/finn/keysight/finn-dev.git/finn-rtllib/memstream</xilinx:tag>
<xilinx:tag xilinx:name="ui.data.coregen.dd@79ecbc44_ARCHIVE_LOCATION">c:/Users/lucianp/Documents/git/finn-rtllib/memstream</xilinx:tag> <xilinx:tag xilinx:name="ui.data.coregen.dd@534bb952_ARCHIVE_LOCATION">/home/john/finn/keysight/finn-dev.git/finn-rtllib/memstream</xilinx:tag>
<xilinx:tag xilinx:name="ui.data.coregen.dd@22fd683_ARCHIVE_LOCATION">c:/Users/lucianp/Documents/git/finn-rtllib/memstream</xilinx:tag> <xilinx:tag xilinx:name="ui.data.coregen.dd@52381c34_ARCHIVE_LOCATION">/home/john/finn/keysight/finn-dev.git/finn-rtllib/memstream</xilinx:tag>
<xilinx:tag xilinx:name="ui.data.coregen.dd@2c00346d_ARCHIVE_LOCATION">c:/Users/lucianp/Documents/git/finn-rtllib/memstream</xilinx:tag>
</xilinx:tags> </xilinx:tags>
</xilinx:coreExtensions> </xilinx:coreExtensions>
<xilinx:packagingInfo> <xilinx:packagingInfo>
<xilinx:xilinxVersion>2019.1.3</xilinx:xilinxVersion> <xilinx:xilinxVersion>2020.1</xilinx:xilinxVersion>
<xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6d8b2551"/> <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="6d8b2551"/>
<xilinx:checksum xilinx:scope="fileGroups" xilinx:value="5e0c4694"/> <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="629ffc9d"/>
<xilinx:checksum xilinx:scope="ports" xilinx:value="cabd7433"/> <xilinx:checksum xilinx:scope="ports" xilinx:value="cabd7433"/>
<xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f63127c8"/> <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="29c70cc4"/>
<xilinx:checksum xilinx:scope="parameters" xilinx:value="5365a08b"/> <xilinx:checksum xilinx:scope="parameters" xilinx:value="858b58f8"/>
</xilinx:packagingInfo> </xilinx:packagingInfo>
</spirit:vendorExtensions> </spirit:vendorExtensions>
</spirit:component> </spirit:component>
0% or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment