| ... | ... | @@ -14,15 +14,20 @@ The Dual Processor Platform is (DPP) is a novel architecture template for networ |
|
|
|
are mapped onto two different physically separated processing elements (usually low-power microcontrollers), allowing each to be optimized according to their individual requirements. BOLT decouples application and communication processors with respect to time, power and clock domains. BOLT supports asynchronous message passing with predictable timing characteristics, and therefore making it possible for the system designer to construct highly-customized platforms that are easier to design, implement, debug, and maintain.
|
|
|
|
|
|
|
|
### General DPP Information
|
|
|
|
* [Docs](https://gitlab.ethz.ch/tec/public/dpp/tree/master/docs)
|
|
|
|
* [BOLT](./BOLT)
|
|
|
|
* [Terminology](./Terminology)
|
|
|
|
* [Docs](https://gitlab.ethz.ch/tec/public/dpp/tree/master/docs)
|
|
|
|
|
|
|
|
### Implementations
|
|
|
|
* [DevBoard](./DevBoard) (APP)
|
|
|
|
* [CC430 ComBoard](./DPP2CC430) (COM)
|
|
|
|
* [SX1262 ComBoard](./DPP2Lora) (COM)
|
|
|
|
* [BOLT Software](https://github.com/ETHZ-TEC/BOLT) (Github)
|
|
|
|
* [BOLT Software](https://github.com/ETHZ-TEC/BOLT) (BOLT)
|
|
|
|
|
|
|
|
Both ComBoards (CC430 and SX1262) are available on the [FlockLab Testbed](https://gitlab.ethz.ch/tec/public/flocklab/wikis/home).
|
|
|
|
|
|
|
|
### Software
|
|
|
|
* [Low-power Wireless Bus (LWB)](https://github.com/ETHZ-TEC/LWB): Can be used with the CC430 ComBoard on the [FlockLab Testbed](https://gitlab.ethz.ch/tec/public/flocklab/wikis/home).
|
|
|
|
|
|
|
|
### Publications
|
|
|
|
* [Publications](Publications)
|
| ... | ... | |
