... | ... | @@ -8,12 +8,16 @@ Felix Sutton, Marco Zimmerling, Reto Da Forno, Roman Lim, Tonio Gsell, Georgia G |
|
|
|
|
|
Jan Beutel, Roman Trüb, Reto Da Forno, Markus Wegmann, Tonio Gsell, Romain Jacob, Michael Keller, Felix Sutton, Lothar Thiele: The Dual Processor Platform Architecture. Proc. Int'l Conf. Information Processing in Sensor Networks (IPSN 2019).
|
|
|
|
|
|
Get the BOLT Software
|
|
|
https://github.com/ETHZ-TEC/BOLT
|
|
|
|
|
|
## General DPP info
|
|
|
## General DPP Information
|
|
|
- The BOLT Software https://github.com/ETHZ-TEC/BOLT
|
|
|
- DPP rev1 hardware
|
|
|
- DPP2
|
|
|
- DevBoard
|
|
|
- CC430
|
|
|
- SX1262
|
|
|
- [Terminology](/tec/research/dpp/wiki/wikis/Terminology)
|
|
|
- [Documents](/tec/research/dpp/wiki/wikis/documents)
|
|
|
|
|
|
- [SX126x LoRa ComBoard Pin Mapping & Pin Configuration](/tec/research/dpp/wiki/wikis/DPP2LoRaGPIO)
|
|
|
|
|
|
## How To's
|
... | ... | |