From a8d2c0bd802b74225e9b9d6bcacf96f0ed29b4cc Mon Sep 17 00:00:00 2001
From: auphelia <jakobapk@web.de>
Date: Wed, 6 Jul 2022 17:48:55 +0100
Subject: [PATCH] [CustomOp] Change name of checksum axilite interface
---
src/finn/custom_op/fpgadataflow/checksum.py | 2 +-
1 file changed, 1 insertion(+), 1 deletion(-)
diff --git a/src/finn/custom_op/fpgadataflow/checksum.py b/src/finn/custom_op/fpgadataflow/checksum.py
index bde285eb0..7510e1013 100644
--- a/src/finn/custom_op/fpgadataflow/checksum.py
+++ b/src/finn/custom_op/fpgadataflow/checksum.py
@@ -329,5 +329,5 @@ class CheckSum(HLSCustomOp):
def get_verilog_top_module_intf_names(self):
intf_names = super().get_verilog_top_module_intf_names()
# expose axilite interface
- intf_names["axilite"] = ["s_axi_checksum"]
+ intf_names["axilite"] = ["s_axilite_checksum"]
return intf_names
--
GitLab