

Unconventional Compute Architectures with Reconfigurable Devices in the Cloud

Michaela Blott
Principal Engineer
Sep. 2018



Agenda

Background

Motivation

Heterogeneous Hardware Platforms

- System to Device-Level
- Unconventional Examples

Background



Xilinx Research - Ireland

Ivo Bolsens
CTO



- Since 13 years
- Part of the worldwide CTO organization (8 out of 36)
- AI Lab expansion part-financed through

 **IDA** Ireland



Kees Vissers
Fellow



Current Xlabs Dublin Team



Plus 2 in University Program
(Cathal McCabe, Katy Hurley)

Lucian Petrica, Giulio Gambardella, Alessandro Pappalardo,
Ken O'Brien, me, Nick Fraser, Yaman Umuroglu, Peter Ogden (from left to right)

Plus a Very Active Internship Program

- > On average 4-6 interns at any given time
 - >> From top universities all over the world
 - >> We are always looking for talent ;-)
- > Overall
 - >> 67 interns since 2007
 - >> Many collaborations have come from this
 - >> Many found employment



Mission: Application-Driven Technology Development


- > Identify strategic applications (for the last 6 years within data centers)
- > Derisk emerging technologies (HBM, OpenCL, HLS)
- > In partnership with universities, customers, and partners
- > **Current Focus: Quantifying value proposition for FPGAs in Machine Learning**
 - >> Prototyping, testdriving, benchmarking




Motivation



Trend: The Rise of the Machine (Learning Algorithm)




> What is the potential and the challenge?



Convolutional Neural Networks (CNNs)

Why are they so popular?


- > Requires little or no domain expertise
- > NNs are a “universal approximation function”
- > If you make it big enough and train it enough
 - >> Can outperform humans on specific tasks



- > Will increasingly replace other algorithms
 - >> unless for example simple rules can describe the problem
- > Solve problems previously unsolved by computers
- > And solve completely unsolved problems


Compute and Memory for Inference

*architecture independent
**1 image forward
*** batch = 1
**** int8




Trend: Explosion of Data

- > Computing shifts towards cloud computing
- > Data storage requirements explodes
 - » Photos => videos
 - » DNA!




Stephens, Zachary D., et al. "Big data: astronomical genomics?." *PLoS biology* 13.7 (2015): e1002195.



Large concentration of compute and storage using economics of scale

Technology: End of Moore's Law

Calculation of Cost Per Transistor by Node




Source: IBS


Economics become questionable



Technology: End of Dennard Scaling




Technology: Traditional Compute Architectures Are Not Scalable





Era of Heterogeneous Compute & Accelerators Has Arrived

Trends





Technology



> Diversification of increasingly heterogeneous devices and system

Evidence



Wave of Customized Hardware for AI

> Custom AI Silicon




A screenshot of a TechCrunch article titled "Google's second generation TPU chips takes machine learning processing to a new level". The article discusses Google's new TPU chips, mentioning they are faster and more energy-efficient than the previous generation. The screenshot includes the TechCrunch logo, navigation links like "News", "Video", "Events", and "Crunchbase", and social sharing icons.

> Quantum computing





> FPGA solutions

>> Microsoft Catapult and Bainwave




> Cloud economics enable adoptions

FPGAs in Video Processing - Skreens



Cloud-Based API

RESTful API allows service and content providers to [integrate](#) the power of Skreens video processing across their solutions.




One Encoder per Person

No set top box necessary. Skreens' innovative cloud encoding allows for limitless personalization of digital media.



Interactive Multi-Layering

Combine, customize and arrange any video, web content, advertising or interactive inputs using our patented multi-layering technology.



Machine Learning

Apply off-the-shelf or custom algorithms to analyze video frame-by-frame, taking action as appropriate to prioritize content or dynamically update displays.



Powered by Xilinx

The best video processing, now on the cloud. Skreens makes the most recent programmable-chip acceleration accessible for any service without hardware.

FPGAs in Crypto-Currency Mining



- > FPGAs are very good at hash algorithm which require bit-level fiddling
- > Net benefit of mining is determined by the used energy cost
 - >> FPGAs are typically more energy-efficient than GPUs and CPUs

FPGAs in Genomics Acceleration Example





- Important compute problem for personalized medicine

>https://www.youtube.com/watch?v=u6Q4_L2_ZnA

- FPGA value



Dramatic speed-up to enable real-time diagnosis

Analysis reduced from days to 20 minutes



Application Acceleration with DSAs on FPGA Platforms

- > DSAs for different applications – dynamic optimizations for changing workloads
- > When networked, opportunity to directly scale-out




**Hyperscale Data Centers
with FPGA Accelerators**

> **Beyond FPGAs:**
**Increasing number of customized
accelerators**


Rooflines for Hardware Platforms

- > Peak performance as a function of operational intensity

>> $P = \min\{OI * BW; P\}$



Horses for Courses



Increasingly Heterogeneous Hardware Platforms



System Level: Diversification with Accelerator Support



HP Moonshot




 OpenPOWER™


IBM's OpenPower

Accelerator Integration – Moving Closer to CPU




IO-Connected




Coherent



Integrated SOC





Device-Level: Evolution of FPGAs to ACAPs



Exciting Times in Computer Architecture Research!

Unconventional Architectures Emerge



> On system and device level...

Unconventional Examples




Key-Value Stores



Key Value Stores - Backaround

> Many popular



Up to 30% off


Current Implementations

- > **Multithreaded implementation (pthreads)**
 - >> Each request is a connection
 - >> All threads execute `drive_machine()`, processes connections from one state to next, and switches over connection state
 - >> Shared data structures (hash tables, value store,...)
- > **Bottlenecked by:**
 - >> Synchronization overhead
 - Threads stall on memory locks, serializing execution for x86s
 - >> TCP/IP is CPU intensive, interrupt intensive, too large to fit into instruction cache (up to 160 MPKI)
 - >> Last level cache ineffective due to random-access nature of the application (miss rate 60% - 95% on x86)
- > **Performance significantly below 10Gbps line rate**
 - Intel Xeon (8cores): 1.34MRps, 200-300usec, 7KRPS/Watt

Receive & parse
Hash lookup
Value store access
Format & transmit

```
drive_machine():
while (!stop) {
    switch(c->state) {
        case connection_waiting:
        case connection_closing:
        ...
        case new_command:
            lock socket;
            read from socket;
            unlock socket;
            parse;
        case read_htable:
            hash key;
            lock hash table;
            hash table access;
            hash table LRU;
            unlock hash table;
        case write_output:
        ...
    }
}
```

Dataflow Architectures to Scale Performance



- > **10Gbps demonstrated with a 64b data path @ 156MHz using 3% of FPGA resources**
- > **80Gbps can be achieved by using a 512b @ 156MHz pipeline for example**

Source: [4] Blott et al: Achieving 10Gbps line-rate key-value stores with FPGAs; HotCloud 2013

Deep Learning



Custom-Tailored Hardware Architectures (Macro-Level)


Hardware Architecture Mimics the NN Topology

- > Customized feed-forward dataflow architecture to match network topology


 >> Only FPGAs can do this

- > Customized to meet design requirements
 - >> Scaling towards resource and performance targets


- > Customized micro-architecture





Synchronous Dataflow (SDF) vs Matrix of Processing Elements (MPE)



Spectrum of Options




MAC, Vector Processor



Synchronous Dataflow (SDF) vs Matrix of Processing Elements (MPE)

- Requires less activation buffering, more weights
 - Higher compute and memory efficiency due to custom-tailored hardware design
 - Less flexibility
 - Less latency (reduced activation buffering)
 - No control flow (static schedule)
- Requires less on-chip weight memory, but more activation buffers
 - Efficiency of memory for weights and activations depends on how well balanced the topology is
 - Flexible hardware, which can scale to arbitrary large networks
 - Higher latency
 - Compute efficiency is a scheduling problem

Customizing the Micro-Architecture: Reduced Precision Neural Networks




Reducing Precision

Scales Performance & Reduces Memory

- > Reducing precision shrinks LUT cost
 - >> Instantiate **100x** more compute within the same fabric
- > Potential to reduce memory footprint
 - >> NN model can stay on-chip => no memory bottlenecks


Precision	Modelsize [MB] (ResNet50)
1b	3.2
8b	25.5
32b	102.5



$C = \text{size of accumulator} * \text{size of weight} * \text{size of activation}$

Reducing Precision provides Performance Scalability

Example: ResNet50, ResNet152 and TinyYolo



Theoretical Peak Performance for a VU9P with different Precision Operations


Assumptions: Application can fill device to 70% (fully parallelizable) 300MHz

HLS overhead

> Visualizing the benefits of customized compute


Reducing Precision Inherently Saves Power

FPGA:



Target Device ZU7EV • Ambient temperature: 25 °C • 12.5% of toggle rate • 0.5 of Static Probability • Power reported for PL accelerated block only

ASIC:




Source: Bill Dally (Stanford), Cadence Embedded Neural Network Summit, February 1, 2017



Even More Unconventional: *Bit-Parallel vs Bit-Serial*


- > Furthermore, with bit-serial can provide run-time programmable precision with a fixed architecture



- > **FPGA:** Flexibility comes at almost no cost and provides equivalent bit-level performance at chip-level for low precision*

Design Space Trade-Offs

IMAGENET CLASSIFICATION TOP5% VS COMPUTE COST F(LUT,DSP)



Reduced Precision can
• reduce cost / resources
• save power
• scale performance

CNN	Platform	Clock (MHz)	BRAM18	LUTs	Perf.(predicted) (GOp/s)(%)	(Power) (W)	Efficiency (GOp/s/W)	Precision (%)
FINN-R Results								
FINN-R MLP-4	AWS F1 (DF)	205.3	1,612	325,722	50TOPS	-	-	W ¹ A ¹
FINN-R MLP-4	ZZSoC (DF)	300	417	38,205	5,110 (75%)	11.8	433	W ¹ A ¹
FINN-R MLP-4	PYNQ-Z1 (DF)	100	224	30,249	974 (99%)	2.5	390	W ¹ A ¹
FINN-R CNV-6	AWS F1 (DF)	234	2,380	345,557	12,021 (95%)	-	-	W ¹ A ¹
FINN-R CNV-6	ZZSoC (DF)	300	283	41,733	2,318 (99%)	10.7	217	W ¹ A ¹
FINN-R CNV-6	PYNQ-Z1 (DF)	100	280	30,605	341 (99%)	2.25	152	W ¹ A ¹
FINN-R Tincy-Yolo	AWS F1 (DF)	190.7	2,712	205,537	4,023 (93%)	-	-	W ¹ A ³
FINN-R Tincy-Yolo	ZZSoC (MO)	220	316	40,808	146.2 (42%)	9.7	15	W ¹ A ³
FINN-R Tincy-Yolo	PYNQ-Z1 (MO)	100	280	46,507	60.1 (36%)	2.5	24	W ¹ A ³
FINN-R DoReFa-Net/PF	AWS F1 (DF)	109.6	2,160	421,255	8,540 (92%)	-	-	W ¹ A ²
FINN-R DoReFa-Net/PF	ZZSoC (MO)	220	432	36,249	75.68 (88%)	10.2	4	W ¹ A ²
FINN-R DoReFa-Net/PF	PYNQ-Z1 (MO)	100	278	35,657	33.2 (73%)	2.5	8	W ¹ A ²

ACM TRETS Special Edition on DL: FINN-R

From Embedded to Cloud

Summary



Summary

- Trend towards big data and the need for HPC and ML faces technology challenges.
- This spurs a diversification of increasingly heterogeneous compute architectures
 - Fueled by cloud economics
- Needs to be addressed through architectural innovation
- Unconventional computing architectures emerge, in particular exploiting FPGAs
- These can bring performance scaling and energy efficiency

Challenges

- Programming complex systems
- Integrating diversity of DSAs within the cluster context
- Benchmarking heterogeneous systems for specific applications
 - That are fundamentally differently programmed
 - That exploit different points within the design space



THANK YOU!

Adaptable.
Intelligent.



>> 50

Repositories:

<https://github.com/Xilinx/BNN-PYNQ>
<https://github.com/Xilinx/QNN-MO-PYNQ>
<https://github.com/Xilinx/FINN>
<https://github.com/Xilinx/LSTM-PYNQ>

Publications:

FPGA 2017: FINN: A Framework for Fast, Scalable Binarized Neural Network Inference
<https://arxiv.org/abs/1612.07119>

PARMA-DITAM 2017: Scaling Binarized Neural Networks on Reconfigurable Logic
<https://arxiv.org/abs/1701.03400>

ICCD 2017: Scaling Neural Network Performance through Customized Hardware Architectures on Reconfigurable Logic
<https://ieeexplore.ieee.org/abstract/document/8119246/>

H2RC 2016: A C++ Library for Rapid Exploration of Binary Neural Networks on Reconfigurable Logic
https://h2rc.cse.sc.edu/2016/papers/paper_25.pdf

ICONIP'2017: Compressing Low Precision Deep Neural Networks Using Sparsity-Induced Regularization in Ternary Networks
<https://arxiv.org/abs/1709.06262>

CVPR'2018: SYQ: Learning Symmetric Quantization For Efficient Deep Neural Networks

DATE 2018: Inference of quantized neural networks on heterogeneous all-programmable devices
<https://ieeexplore.ieee.org/abstract/document/8342121/>

ARC'2018: Accuracy Throughput Tradeoffs for Reduced Precision Neural Networks

© Copyright 2018 Xilinx